

tungsten contact plugs.

1	1. An integrated circuit, comprising:
2	a transistor level comprising one or more semiconductor devices disposed over
3	substrate and an overlying transistor isolation layer having one or more contact vias
4	extending therethrough;
5	a ferroelectric device level comprising one or more ferroelectric capacitors
6	disposed over the transistor isolation layer and an overlying ferroelectric isolation layer
7	having one or more vias extending therethrough and laterally sized larger than
8	corresponding contact vias aligned therewith;
9	a first metal level disposed over the ferroelectric device level;
10	an inter-level dielectric level disposed over the first metal level; and
11	a second metal level disposed over the inter-level dielectric level.
1	2. The subject matter of claim 1, wherein the contact vias are filled with
	tungsten contact plugs.
2	tungsten contact plugs.
1	3. The subject matter of claim 2, wherein the ferroelectric capacitors are
2	formed over respective tungsten contact plugs.
1	4. An integrated circuit, comprising:
1	a transistor level comprising one or more semiconductor devices disposed over
2	substrate and an overlying transistor isolation layer having one or more contact vias
3	extending therethrough;
5	an integrated first metal and ferroelectric device level comprising one or more
5	first metal contacts and one or more ferroelectric capacitors disposed over the transisto
7	isolation layer and a ferroelectric isolation layer having one or more vias extending
8	therethrough;
9	an inter-level dielectric level disposed over the integrated first metal and
10	ferroelectric device level; and
	a second metal level disposed over the inter-level dielectric level.
11	a second metal level disposed over the inter-level dielectric level.
1	5. The subject matter of claim 4, wherein the contact vias are filled with

6. the subject matter of claim 5, wherein the ferroelectric capacitors are l formed over respective tungsten contact plugs. 2 1 7. The subject matter of claim 4, wherein the integrated first metal and ferroelectric device level has a thickness corresponding substantially to the ferroelectric 2 3 capacitor heights. 8. The subject matter of claim 4, wherein the integrated first metal and 1 ferroelectric device level is substantially non-planar with a reduced thickness in non-2 3 capacitor regions. 9. An integrated circuit, comprising: 1 a transistor level comprising one or more semiconductor devices disposed over a 2 substrate and an overlying transistor isolation layer having one or more contact vias 3 extending therethrough; .‡ a first metal level disposed over the transistor isolation layer; 5 a ferroelectric device level comprising one or more ferroelectric capacitors 6 disposed over the first metal level and an overlying ferroelectric isolation layer having 7 one or more vias extending therethrough; 8 an inter-level dielectric level disposed over the ferroelectric device level; and 9 a second metal level disposed over the inter-level dielectric level. 10 The subject matter of claim 9, wherein the contact vias are filled with 1 10. tungsten contact plugs. 2 The subject matter of claim 10, wherein the ferroelectric capacitors are 11. 1 formed over respective tungsten contact plugs. 2 12. An integrated circuit, comprising: 1 a transistor level comprising one or more semiconductor devices disposed over a 2 substrate and an overlying transistor isolation layer having one or more contact vias 3 extending therethrough; 4

19

a first metal level disposed over the transistor isolation layer;

an inter-level dielectric level disposed over the first metal level;

5

6

7	a ferroelectric device level comprising one or more ferroelectric capacitors
8	disposed over the inter-level dielectric level and an overlying ferroelectric isolation
9	layer having one or more vias extending therethrough; and
10	a second metal level disposed over the ferroelectric isolation layer.
l	13. The subject matter of claim 12, wherein the contact vias are filled with
2	tungsten contact plugs.
l	14. The subject matter of claim 13, wherein the ferroelectric capacitors are
2	formed over respective tungsten contact plugs.
1	15. An integrated circuit, comprising:
2	a transistor level comprising one or more semiconductor devices disposed over
3	substrate and an overlying transistor isolation layer;
4	a ferroelectric device level comprising one or more ferroelectric capacitors
5	disposed over the transistor isolation layer and an overlying ferroelectric isolation layer
6	having one or more vias extending through the ferroelectric isolation layer and the
7	transistor isolation layer;
8	a first metal level disposed over the ferroelectric device level;
9	an inter-level dielectric level disposed over the first metal level; and
10	a second metal level disposed over the inter-level dielectric level.
1	16. The subject matter of claim 15, wherein the contact vias are filled with
2	tungsten contact plugs.
1	17. The subject matter of claim 16, wherein the ferroelectric capacitors are
2	formed over respective tungsten contact plugs.
1	18. A method of forming an integrated circuit, comprising:
2	forming a transistor level comprising one or more semiconductor devices
3	disposed over a substrate and an overlying transistor isolation layer having one or more
4	contact vias extending therethrough;

forming a ferroelectric device level comprising one or more ferroelectric

capacitors disposed over the transistor isolation layer and an overlying ferroelectric

5

isolation layer having one or more vias extending therethrough and laterally sized larger 7 than corresponding contact vias aligned therewith; 8 0 forming a first metal level over the ferroelectric device level; forming an inter-level dielectric level over the first metal level; and 10 forming a second metal level over the inter-level dielectric level. 11 19. The subject matter of claim 18, wherein the contact vias are filled with l tungsten contact plugs. 2 20. The subject matter of claim 19, wherein the ferroelectric capacitors are 1 formed over respective tungsten contact plugs. 2 21. A method of forming an integrated circuit, comprising: ! 2 forming a transistor level comprising one or more semiconductor devices 3 disposed over a substrate and an overlying transistor isolation layer having one or more contact vias extending therethrough; 4 forming an integrated first metal and ferroelectric device level comprising one or 5 more first metal contacts and one or more ferroelectric capacitors disposed over the 6 transistor isolation layer and a ferroelectric isolation layer having one or more vias 7 extending therethrough; 8 forming an inter-level dielectric level over the integrated first metal and 9 ferroelectric device level; and 10 forming a second metal level over the inter-level dielectric level. 11 22. The subject matter of claim 21, wherein the contact vias are filled with 1 tungsten contact plugs. 2 23. The subject matter of claim 22, wherein the ferroelectric capacitors are 1 2 formed over respective tungsten contact plugs. 24. The subject matter of claim 21, wherein the integrated first metal and 1

21

ferroelectric device level has a thickness corresponding substantially to the ferroelectric

2

3

capacitor heights.

1	25. The subject matter of claim 21, wherein the integrated first metal and
2	ferroelectric device level is substantially non-planar with a reduced thickness in non-
3	capacitor regions.
1	26. A method of forming an integrated circuit, comprising:
2	forming a transistor level comprising one or more semiconductor devices
3	disposed over a substrate and an overlying transistor isolation layer having one or more
-1	contact vias extending therethrough;
5	forming a first metal level over the transistor isolation layer;
6	forming a ferroelectric device level comprising one or more ferroelectric
7	capacitors disposed over the first metal level and an overlying ferroelectric isolation
8	layer having one or more vias extending therethrough;
9	forming an inter-level dielectric level over the ferroelectric device level; and
10	forming a second metal level over the inter-level dielectric level.
1	27. The subject matter of claim 26, wherein the contact vias are filled with
2	tungsten contact plugs.
1	28. The subject matter of claim 27, wherein the ferroelectric capacitors are
2	formed over respective tungsten contact plugs.
1	29. A method of forming an integrated circuit, comprising:
2	forming a transistor level comprising one or more semiconductor devices
3	disposed over a substrate and an overlying transistor isolation layer having one or more
4	contact vias extending therethrough;
5	forming a first metal level over the transistor isolation layer;
6	forming an inter-level dielectric level over the first metal level;
7	forming a ferroelectric device level comprising one or more ferroelectric
8	capacitors disposed over the inter-level dielectric level and an overlying ferroelectric
9	isolation layer having one or more vias extending therethrough; and

The subject matter of claim 29, wherein the contact vias are filled with 30. tungsten contact plugs.

forming a second metal level over the ferroelectric isolation layer.

10

1

2

- The subject matter of claim 30, wherein the ferroelectric capacitors are 1 31. 2 formed over respective tungsten contact plugs. 32. A method of forming an integrated circuit, comprising: 1 forming a transistor level comprising one or more semiconductor devices 2 disposed over a substrate and an overlying transistor isolation layer having one or more 3 contact vias extending therethrough; 4 forming a ferroelectric device level comprising one or more ferroelectric 5 capacitors disposed over the transistor isolation layer and an overlying ferroelectric 6 isolation layer having one or more vias extending through the ferroelectric isolation 7 layer and the transistor isolation layer; 8 forming a first metal level over the ferroelectric device level; 9 forming an inter-level dielectric level over the first metal level; and 10
- The subject matter of claim 32, wherein the contact vias are filled with tungsten contact plugs.

forming a second metal level over the inter-level dielectric level.

11

1 34. The subject matter of claim 33, wherein the ferroelectric capacitors are formed over respective tungsten contact plugs.